

5) - Metalization: used to create contact with silicon and to make interconnections on chip.

- Assembly and packaging:  
the chips on the wafer are separated and packaged by a method (Scribing and cleaving)

- Main IC characteristics:

- Power
- Area
- speed
- timing


lect:10

## nMOS Logic gates

b)  $\rightarrow$  جملہ جسے میں nMOS کو لے لیں

• min size ndevice  $\rightarrow$  minimum size pdevice

### Dynamic logic



CLK

evaluate

Pre-charge


depends on A and B

AIB

output

CLK

B



- charge sharing

$$Q_f = Q_{in} + Q_{out}$$

$$\frac{C_{in}}{V=\phi} \frac{1}{T}$$

$$V=5$$

$$\frac{1}{C_{out}}$$

$$V_f(C_{in}, C_{out}) = C_{in} \phi + C_o(5)$$

$$V_f = \frac{C_{out}(5)}{C_{in} + C_{out}}$$

Full keeper


Full keeper is used to prevent the change  
in the output

to prevent this.

- Sequential logic

notes: cont...

$L_e$  - the effective channel length



$$L_e = L_{\text{drawn}} - 0.5L_{\text{poly}} - 2L_{\text{diff}}$$

- For CMOS, as the channel length decreases,  $V_t$  will also decrease.

The depletion region below the gate can no longer be approximated a rectangular region

- As  $V_d$  is higher, the drain depletion region increases causing a decrease in  $V_t$ .

- A higher  $V_t$  leads to lower device current

$$\text{mobility } \mu \Rightarrow M(T) = M_0 \left(\frac{T}{T_0}\right)^{-\frac{3}{2}}$$

↳ as  $T$  increases  $\mu$  decreases

as  $T$  increases  $V_t$  increases

as  $T$  increases  $I_{ds}$  decreases

nMOS:

on:  $V_{in} > V_t$

off:  $V_{in} < V_t$

pMOS:


on:  $V_{in} < V_{DD} - |V_t|$

off:  $V_{in} > V_{DD} - |V_t|$

Since

Source is at lowest potential for nMOS


Source on highest potential for pMOS



$$V_g > V_i + V_t \Rightarrow V_o = V_i$$

else

$$V_g < V_i - |V_t| \Rightarrow V_o = V_g - V_t$$



$$V_g < V_i - |V_t| \Rightarrow V_o = V_i$$

else

$$V_g > V_i - |V_t| \Rightarrow V_o = V_g + |V_t|$$

Source is the lowest potential for nMOS  
and the highest potential for pMOS



$m_1 \rightarrow$  highest resistance

$m_6 \rightarrow$  lowest resistance

ch 10: cont...

solution to charge

leakage



$$Q_f = Q_{in} \cdot Q_L$$

$$(C_{in} + C_f)V_f = C_{in}V_{in} + C_LV_{dd} \Rightarrow C_fV_f = 0$$

$$V_f = \frac{C_L}{C_{in} + C_L}$$

مقدمة في الميكانيكا




CLK عسان اخلي مسكة لار

اصناف دفع 1 A لار


$C_L \rightarrow C_{in}$  اشتراك

بینیج العزیز الزهی . الی همو بسته

$C_{in}$



## - Latch



o we have clk skew and clk jitter & clk

Clk skew is due to wiring delay

Clk jitter is due to the clk generator problems


Setup time: when we need the data to be ready to take it


holdup time: we need to hold the data until the ~~clk arrives~~ when changing the clk

setup  $\Rightarrow$  if  $Clk = 1 \Rightarrow L_1$ , nMOS  $\Rightarrow$   $L_2$

holdup  $\Rightarrow$  if  $Clk = 0 \Rightarrow L_1$ ,

(clk to out delay / data to out delay)





النقطة علیه Passgate و يكتفى علیه  
و لا يتطلب load inverter لـ inversion

54

Lect 11:

PLL generates the clock (analog)

→ we use clock buffer

we use FTRC model to model the wires

$$\frac{dV}{dt} = \frac{I}{L} \cdot w \quad (P, w, L, S)$$

- Lead edge signal

active low edge signal  $\rightarrow 0$

active high signal  $\rightarrow 1$


... tail edge Trail

Valid window  $\Rightarrow$  (low in all signals)  $\rightarrow$  Low

Timing window

Required window  $\Rightarrow$  (in signals)  $\rightarrow$  High

Timing window




- margin: difference between the valid and

the required window, it could be

Positive or negative

To margin violation

bone of diversion  $\rightarrow$  reference clock.



- Required window  $\Rightarrow$  use br, bf
- Valid window  $\Rightarrow$  use ar, af

• 2 types of delay in latches

- input
- clock

• 1 type of delay in Flip-flop  $\rightarrow$  clock

Margin

Transparency window only happens in the Latch

setup 2

$$\begin{aligned}\text{Margin } (F_1 \rightarrow F_2) &= T_{\text{cycle}} - \underset{F_1}{\text{clk} \rightarrow Q} - T_{d1} \downarrow (\text{Max Skew}_{\text{clk}} + \text{jitter}) \\ &= 0.25 - 0.023 - 0.185 - (0.015 + 0.016) \\ &= 0.458 - (0.031) \\ &= 0.427\end{aligned}$$

setup 3

$$\begin{aligned}\text{Margin } (F_2 \rightarrow F_3) &= T_{\text{cycle}} - \underset{F_2}{\text{clk} \rightarrow Q} - T_{d2} - \text{setup}_3 \\ &\quad - (\text{Max Skew}_{\text{clk}} + \text{jitter}) \\ &= 0.25 - 0.025 - 0.155 - (0.015 + 0.016) \\ &= 0.057\end{aligned}$$

### \* Power

"will  $\Rightarrow$  Electro Migration (EM)  
will  $\Rightarrow$  Self Heat (SH)

EM: when electrons move in wires in a specific ~~over~~ direction, it will destroy the wire by the time.

SH: when electrons move in wires in both directions, it will destroy the wire by self heat.

we should eliminate having a short circuit in static designs (guarantee that the devices wont be on at the same time)

$\Rightarrow$  we can't guarantee not having a short circuit in dynamic designs)