

5) - Metalization: used to create contact with silicon and to make interconnections on chip.

- Assembly and packaging:
the chips on the wafer are separated and packaged by a method (Scribing and cleaving)

- Main IC characteristics:




• Power • Area • speed • timing

lect:10 nMOS Logic gates

b> و في الـ nMOS الـ minimum size pdevice


min size ndevice & minimum size pdevice

Dynamic logic



change sharing

$$Q_f = Q_{in} + Q_{out}$$



$$V_f (C_{in} + C_{out}) = C_{in} \phi + C_o (5)$$

$$V_f = \frac{C_{out} (5)}{C_{in} + C_{out}}$$

full keeper


full keeper is used to prevent the change in the output

to prevent this.

Sequential logic

notes: cont...

L_e - the effective channel length



قناة بعرض
منى قاترة
واذا معلول
اول

$$L_e = L_{\text{drawn}} - DL_{\text{poly}} - 2L_{\text{diff}}$$

- For CMOS, as the channel length decreases, V_t will also decrease.

The depletion region below the gate can no longer be approximated a rectangular region

- As V_d is higher, the drain depletion region increases causing a decrease in V_t .

- A higher V_t leads to lower I_d device current

$$\text{mobility } \mu \Rightarrow \mu(T) = \mu_0 \left(\frac{T}{T_0} \right)^{-3/2}$$

↳ as T increases μ decreases

as T increases V_t increases

as T increases I_d decreases

nMOS:

on: $V_{in} > V_t$

off: $V_{in} \leq V_t$

pMOS:


on: $V_{in} < V_{DD} - |V_t|$

off: $V_{in} > V_{DD} - |V_t|$

Source

Source is at lowest potential for nMOS


Source on highest potential for pMOS



$$V_g > V_i + V_t \Rightarrow V_o = V_i$$

else

$$V_g < V_i + V_t \Rightarrow V_o = V_g - V_t$$



$$V_g < V_i - |V_t| \Rightarrow V_o = V_i$$

else

$$V_g > V_i - |V_t| \Rightarrow V_o = V_g + |V_t|$$



Source is the lowest potential for nMOS and the highest potential for pMOS

$m_1 \rightarrow$ highest resistance

$m_6 \rightarrow$ lowest resistance

ch 10: cont

solution to charge leakage



$$Q_f = Q_{int} = Q_L$$


$$(C_{in} + C_f) V_f = C_{in} V_{int} + C_L V_{dd} \Rightarrow C_{in} C_f = 0$$

$$V_f = \frac{C_L}{C_{in} + C_L}$$


هناك جزء من الرسمة صواب

عشان أصل مشكلة لو ان CLK
 اجته و ان A مع بكون
 وبصير ليكي اشياء Cin و CL
 بصير الجزء الزخوي . الى هو بيشحن

Cin



- Latch



o we have clk skew and clk jitter & clk

Clk skew is due to wiring delay


Clk jitter is due to the clk generator problems

Setup time: when we need the data to be ready to take it


holdup time: we need to hold the data ~~until the~~ ~~clk arrives~~ when changing the clk

setup \rightarrow $clk = 1$ \rightarrow $1 \rightarrow 0$, nMOS \rightarrow $0 \rightarrow 1$
 hold up \rightarrow $clk = 0$ \rightarrow $1 \rightarrow 0$

(clk to out delay / data to out delay)



الرجوع
 لورا




الانقلابات عند مكان عندي Pass gate وبتأثر على ال input
 فال inverter سيجعل ال load بتأثر

lect II:

PLL generates the clock (analog)

→ we use clock buffer

we use FRC model to model the wires




Lead edge signal

الذي يكون ال edge ال الذي يأتي

ال signal الذي يكون ال active

ال Trail الذي يكون ال




valid window ⇒ متى ال signal ال بين ال

بقي ال

timing window

required window ⇒ متى ال signal ال بين ال


بقي ال



margin difference between the valid and the required window, it could be positive or negative

↳ margin violation

base of diversion → reference clock.



- Required window \Rightarrow use br, bf
- Valid window \Rightarrow use ar, af

- 2 types of delay in latches
 - input
 - clock
- 1 type of delay in Flip-flop \rightarrow clock

Margin

Transparency window only happens in the Latch

$$\begin{aligned}
 \text{Margin } (F_1 \rightarrow F_2) &= T_{\text{cycle}} - \text{clk} \rightarrow Q_{FF_1} - T_{d1} \downarrow (\text{Max skew}_{\text{clk}_1} + \text{Jitter}) \\
 &= 0.25 - 0.023 - 0.185 - (0.015 + 0.016) \\
 &= 0.458 - (0.031) \\
 &= 0.427
 \end{aligned}$$

- setup 2

$$\begin{aligned}
 \text{Margin } (F_2 \rightarrow F_3) &= T_{\text{cycle}} - \text{clk} \rightarrow Q_{FF_2} - T_{d2} - \text{setup}_3 \\
 &\quad - (\text{Max skew}_{\text{clk}_2} + \text{Jitter}) \\
 &= 0.25 - 0.025 - 0.155 - (0.015 + 0.016) \\
 &= 0.057
 \end{aligned}$$

* Power

"عكس اتجاه" → Electro Migration (EM)
 "متجه" → Self Heat (SH)

EM: when electrons move in wires in a specific ~~ward~~ direction, it will destroy the wire by the time.

SH: when electrons move in wires in both directions, it will destroy the wire by self heat.

we should eliminate having a short circuit in static designs (guarantee that the devices won't be on at the same time)

⇒ we can't guarantee not having a short circuit in dynamic designs)